� ��z�8r(�q�Element14 Warp i.MX7 Board!element14,imx7s-warpfsl,imx7schosenaliases ,/soc/bus@30000000/gpio@30200000 2/soc/bus@30000000/gpio@30210000 8/soc/bus@30000000/gpio@30220000 >/soc/bus@30000000/gpio@30230000 D/soc/bus@30000000/gpio@30240000 J/soc/bus@30000000/gpio@30250000 P/soc/bus@30000000/gpio@30260000V/soc/bus@30800000/i2c@30a20000[/soc/bus@30800000/i2c@30a30000`/soc/bus@30800000/i2c@30a40000e/soc/bus@30800000/i2c@30a50000j/soc/bus@30800000/mmc@30b40000o/soc/bus@30800000/mmc@30b50000t/soc/bus@30800000/mmc@30b600004y/soc/bus@30800000/spba-bus@30800000/serial@308600004�/soc/bus@30800000/spba-bus@30800000/serial@308900004�/soc/bus@30800000/spba-bus@30800000/serial@30880000"�/soc/bus@30800000/serial@30a60000"�/soc/bus@30800000/serial@30a70000"�/soc/bus@30800000/serial@30a80000"�/soc/bus@30800000/serial@30a900001�/soc/bus@30800000/spba-bus@30800000/spi@308200001�/soc/bus@30800000/spba-bus@30800000/spi@308300001�/soc/bus@30800000/spba-bus@30800000/spi@30840000�/soc/bus@30400000/spi@30630000�/soc/bus@30800000/usb@30b10000�/soc/bus@30800000/usb@30b30000cpusidle-states�pscicpu-sleep-wait!arm,idle-state��d2%�6cpu@0!arm,cortex-a7>cpuJN/4�^�ll�s��� �speed_grade6opp-table!operating-points-v2�6opp-792000000�/4��B@�I��clock-cki !fixed-clockN�ckil6clock-osc !fixed-clockNn6osc6usbphynop1!usb-nop-xceivl� %main_clk169usbphynop3!usb-nop-xceivln %main_clk<16;pmu!arm,cortex-a7-pmuJ [\freplicator !arm,coresight-static-replicatorout-portsport@0Jendpointy6port@1Jendpointy 6in-portsportendpointy 6timer!arm,armv7-timer�J 0[   soc !simple-busJ�sram@900000 !mmio-sramJ� ��l�funnel@30041000+!arm,coresight-dynamic-funnelarm,primecellJ0lJ %apb_pclkin-portsport@0Jendpointy 6out-portsportendpointy 6etm@3007c000"!arm,coresight-etm3xarm,primecellJ0��lJ %apb_pclkout-portsportendpointy6 funnel@30083000+!arm,coresight-dynamic-funnelarm,primecellJ00lJ %apb_pclkin-portsport@0Jendpointy6 port@1Jendpointout-portsportendpointy6etf@30084000 !arm,coresight-tmcarm,primecellJ0@lJ %apb_pclkin-portsportendpointy6out-portsportendpointy6 etr@30086000 !arm,coresight-tmcarm,primecellJ0`lJ %apb_pclkin-portsportendpointy6 tpiu@30087000!!arm,coresight-tpiuarm,primecellJ0plJ %apb_pclkin-portsportendpointy6interrupt-controller@31001000!arm,cortex-a7-gic [ ��J  J11 1@ 1` 6 bus@30000000!fsl,aips-bussimple-busJ0@�gpio@30200000!fsl,imx7d-gpiofsl,imx35-gpioJ0 [@A���� �6/gpio@30210000!fsl,imx7d-gpiofsl,imx35-gpioJ0![BC����� gpio@30220000!fsl,imx7d-gpiofsl,imx35-gpioJ0"[DE�����-gpio@30230000!fsl,imx7d-gpiofsl,imx35-gpioJ0#[FG�����Jgpio@30240000!fsl,imx7d-gpiofsl,imx35-gpioJ0$[HI�����b6Egpio@30250000!fsl,imx7d-gpiofsl,imx35-gpioJ0%[JK�����tgpio@30260000!fsl,imx7d-gpiofsl,imx35-gpioJ0&[LM������6Dwatchdog@30280000!fsl,imx7d-wdtfsl,imx21-wdtJ0( [NlBdefault3okaywatchdog@30290000!fsl,imx7d-wdtfsl,imx21-wdtJ0) [Ol� 3disabledwatchdog@302a0000!fsl,imx7d-wdtfsl,imx21-wdtJ0* [ l� 3disabledwatchdog@302b0000!fsl,imx7d-wdtfsl,imx21-wdtJ0+ [ml� 3disabledpinctrl@302c0000!fsl,imx7d-iomuxc-lpsrJ0,:6wdoggrpH0t6timer@302d0000!fsl,imx7d-gptfsl,imx6dl-gptJ0- [7l..%ipgpertimer@302e0000!fsl,imx7d-gptfsl,imx6dl-gptJ0. [6l22%ipgper 3disabledtimer@302f0000!fsl,imx7d-gptfsl,imx6dl-gptJ0/ [5l66%ipgper 3disabledtimer@30300000!fsl,imx7d-gptfsl,imx6dl-gptJ00 [4l::%ipgper 3disabledkeypad@30320000!fsl,imx7d-kppfsl,imx21-kppJ02 [Pl� 3disabledpinctrl@30330000!fsl,imx7d-iomuxcJ036brcmreggrpH� 6FbtreggrpH�<6GgpiogrpH0�6Ci2c1grp0HL��@H��@6,i2c2grp0HT��@P��@6-i2c3grp0H\��@X��@63i2c4grp0H`��@d��@64ov2660grpH <6.sai1grp`Hp�t�x� |06*sai1mclkgrpH�65uart1grp0H,�y(��y6(uart3grp`H<�y8�yD�y@�y6)uart6grp0Hl�yh�y68usdhc1grp�H�Y�� Y�Y�Y�Y�$6=usdhc3grpH�DY�@�HY�LY�PY�TY�XY�\Y�`Y�dY�l6?usdhc3-100mhz-grpH�DZ�@�HZ�LZ�PZ�TZ�XZ�\Z�`Z�dZ�l6@usdhc3-200mhz-grpH�D[�@�H[�L[�P[�T[�X[�\[�`[�d[�l6Aiomuxc-gpr@30340000<!fsl,imx7d-iomuxc-gprfsl,imx6q-iomuxc-gprsysconsimple-mfdJ046+mux-controller !mmio-muxQd6csi-mux !video-muxr3okayport@0Jport@1Jendpointy6'port@2Jendpointy6#efuse@30350000!fsl,imx7d-ocotpsysconJ05l�calib@3cJ<6fuse-grade@10J6anatop@303600004!fsl,imx7d-anatopfsl,imx6q-anatopsysconsimple-mfdJ06[136regulator-vdd1p0d!fsl,anatop-regulatorvdd1p0d� 5�O����� 5 O�36 regulator-vdd1p2!fsl,anatop-regulatorvdd1p2����� � ��� �� � 36!tempmon!fsl,imx7d-tempmonJ [1E��calibtemp_gradelQsnvs@30370000#!fsl,sec-v4.0-monsysconsimple-mfdJ076snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lpg�4[l� %snvs-rtcsnvs-poweroff!syscon-poweroffg�8n`t` 3disabledsnvs-powerkey!fsl,sec-v4.0-pwrkeyg [l� %snvs-pwrkeyyt� 3disabledclock-controller@30380000!fsl,imx7d-ccmJ08[UVl %ckilosc���4�6reset-controller@30390000!fsl,imx7d-srcsysconJ09 [Y�6%gpc@303a0000!fsl,imx7d-gpcJ0:� [W�J 6pgcpower-domain@0�J� 6$power-domain@1�J� power-domain@2�J�!6bus@30400000!fsl,aips-bussimple-busJ0@@�adc@30610000!fsl,imx7d-adcJ0a [bl�%adc� 3disabledadc@30620000!fsl,imx7d-adcJ0b [cl�%adc� 3disabledspi@30630000 !fsl,imx7d-ecspifsl,imx51-ecspiJ0c ["l  %ipgper�rxtx "" 3disabledpwm@30640000!fsl,vf610-ftm-pwmJ0d  ['%ftm_sysftm_extftm_fixftm_cnt_clk_en l 3disabledpwm@30650000!fsl,vf610-ftm-pwmJ0e  ['%ftm_sysftm_extftm_fixftm_cnt_clk_en l"""" 3disabledpwm@30660000!fsl,imx7d-pwmfsl,imx27-pwmJ0f [Ql%ipgper  3disabledpwm@30670000!fsl,imx7d-pwmfsl,imx27-pwmJ0g [Rl%ipgper  3disabledpwm@30680000!fsl,imx7d-pwmfsl,imx27-pwmJ0h [Sl%ipgper  3disabledpwm@30690000!fsl,imx7d-pwmfsl,imx27-pwmJ0i [Tl%ipgper  3disabledcsi@30710000 !fsl,imx7-csiJ0q [lF%mclk3okayportendpointy#6lcdif@30730000!!fsl,imx7d-lcdiffsl,imx6sx-lcdifJ0s [l~~%pixaxi 3disabledmipi-csi@30750000!fsl,imx7-mipi-csi2J0u [l���%pclkwrapphy<$ %3okayN ���portsport@0Jendpointy&&62port@1Jendpointy'6dsi@30760000)!fsl,imx7d-mipi-dsimfsl,imx8mm-mipi-dsimJ0vl��%bus_clksclk_mipi��1��-@<$ [)H5��f1-�n6 3disabledbus@30800000!fsl,aips-bussimple-busJ0�@�spba-bus@30800000!fsl,spba-bussimple-busJ0��spi@30820000 !fsl,imx7d-ecspifsl,imx51-ecspiJ0� [l��%ipgper�rxtx "" 3disabledspi@30830000 !fsl,imx7d-ecspifsl,imx51-ecspiJ0� [ l%ipgper�rxtx "" 3disabledspi@30840000 !fsl,imx7d-ecspifsl,imx51-ecspiJ0� [!l%ipgper�rxtx "" 3disabledserial@30860000!fsl,imx7d-uartfsl,imx6q-uartJ0� [l��%ipgper3okaydefault(��1 serial@30890000!fsl,imx7d-uartfsl,imx6q-uartJ0� [l��%ipgper 3disabledserial@30880000!fsl,imx7d-uartfsl,imx6q-uartJ0� [l��%ipgper3okaydefault)��1 �sai@308a0000�!fsl,imx7d-saifsl,imx6sx-saiJ0� [_ l����%busmclk1mclk2mclk3�rxtx "" 3okaydefault*���1��2�6Isai@308b0000�!fsl,imx7d-saifsl,imx6sx-saiJ0� [` l����%busmclk1mclk2mclk3�rxtx " "  3disabledsai@308c0000�!fsl,imx7d-saifsl,imx6sx-saiJ0� [2 l����%busmclk1mclk2mclk3�rxtx " "  3disabledcrypto@30900000 !fsl,sec-v4.0J0� �0� [[l�Z %ipgaclkjr@1000!fsl,sec-v4.0-job-ringJ [ijr@2000!fsl,sec-v4.0-job-ringJ  [jjr@3000!fsl,sec-v4.0-job-ringJ0 [rcan@30a00000$!fsl,imx7d-flexcanfsl,imx6q-flexcanJ0� [nl��%ipgper �+ 3disabledcan@30a10000$!fsl,imx7d-flexcanfsl,imx6q-flexcanJ0� [ol��%ipgper �+ 3disabledi2c@30a20000!fsl,imx7d-i2cfsl,imx21-i2cJ0� [#l�3okaydefault,pmic@8!fsl,pfuze3000Jregulatorssw1a� �`������jsw1b� �`������jsw2��`�:���60sw3� ���-P��swbst�LK@�N�0��vsnvs�B@�-����vrefddr��vldo1�w@�2Z��vldo2� 5���67vccsd�+|��2Z��v33�+|��2Z��66vldo3�w@�2Z��vldo4�w@�2Z��i2c@30a30000!fsl,imx7d-i2cfsl,imx21-i2cJ0� [$l�3okayN��default-camera@36 !ovti,ov2680default.J6l%xvclk /0!0-1portendpointy29&E�f�6&i2c@30a40000!fsl,imx7d-i2cfsl,imx21-i2cJ0� [%l�3okayN��default3i2c@30a50000!fsl,imx7d-i2cfsl,imx21-i2cJ0� [&l�3okayN��default4sgtl5000@a�J  !fsl,sgtl5000lMdefault5V6b6o76Jmpl3115@60 !fsl,mpl3115J`serial@30a60000!fsl,imx7d-uartfsl,imx6q-uartJ0� [l��%ipgper 3disabledserial@30a70000!fsl,imx7d-uartfsl,imx6q-uartJ0� [l��%ipgper 3disabledserial@30a80000!fsl,imx7d-uartfsl,imx6q-uartJ0� [l��%ipgper3okaydefault8��1 {serial@30a90000!fsl,imx7d-uartfsl,imx6q-uartJ0� [~l��%ipgper 3disabledmailbox@30aa0000!fsl,imx7s-mufsl,imx6sx-muJ0� [Xl�� 3disabledmailbox@30ab0000!fsl,imx7s-mufsl,imx6sx-muJ0� [al��� 3disabledusb@30b10000!fsl,imx7d-usbfsl,imx27-usbJ0� [+l��9�:��3okay �peripheralusb@30b30000!fsl,imx7d-usbfsl,imx27-usbJ0� [(l��;�<�hsic�host�� 3disabledusbmisc@30b10200�$!fsl,imx7d-usbmiscfsl,imx6q-usbmiscJ0�6:usbmisc@30b30200�$!fsl,imx7d-usbmiscfsl,imx6q-usbmiscJ0�6<mmc@30b40000!!fsl,imx7d-usdhcfsl,imx6sl-usdhcJ0� [l�V� %ipgahbper��3okaydefault=1:H>mmc@30b50000!!fsl,imx7d-usdhcfsl,imx6sl-usdhcJ0� [l�V� %ipgahbper�� 3disabledmmc@30b60000!!fsl,imx7d-usdhcfsl,imx6sl-usdhcJ0� [l�V� %ipgahbper��3okay"defaultstate_100mhzstate_200mhz?T@^A���ׄ1:spi@30bb0000!fsl,imx7d-qspiJ0�`hQuadSPIQuadSPI-memory [kl�� %qspi_enqspi 3disableddma-controller@30bd0000!fsl,imx7d-sdmafsl,imx35-sdmaJ0� [l��%ipgahbr}imx/sdma/sdma-imx7d.bin6"ethernet@30be0000!fsl,imx7d-fecfsl,imx6sx-fecJ0��int0int1int2pps0[xvwy(l�R�*�"%ipgahbptpenet_clk_refenet_out�� �+ 3disableddma-controller@33000000&!fsl,imx7d-dma-apbhfsl,imx28-dma-apbhJ3 0[    r�l�6Bnand-controller@33002000!fsl,imx7d-gpmi-nandJ3 3@@hgpmi-nandbch [�bchl��%gpmi_iogpmi_bch_apbB�rx-tx 3disabled��1(memory@80000000>memoryJ� gpio-keys !gpio-keysC�back�Back D���regulator-brcm!regulator-fixed� E defaultF brcm_reg�2Z��2Z�  @6>regulator-bt!regulator-fixeddefaultG� Ebt_reg�2Z��2Z��regulator-peri-3p15v!regulator-fixedperi_3p15v_reg�0��0��61sound!simple-audio-cardimx7-sgtl50003i2sLHnHsimple-audio-card,cpu�Isimple-audio-card,codec�JlM6H #address-cells#size-cellsmodelcompatiblegpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2i2c3mmc0mmc1mmc2serial0serial1serial2serial3serial4serial5serial6spi0spi1spi2spi3usb0usb1entry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usphandledevice_typeregclock-frequencyclock-latencyclockscpu-idle-statesoperating-points-v2#cooling-cellsnvmem-cellsnvmem-cell-namesopp-sharedopp-hzopp-microvoltclock-latency-nsopp-supported-hw#clock-cellsclock-output-namesclock-names#phy-cellspower-domainsinterrupt-parentinterruptsinterrupt-affinityremote-endpointarm,cpu-registers-not-fw-configuredrangescpu#interrupt-cellsinterrupt-controllergpio-controller#gpio-cellsgpio-rangespinctrl-namespinctrl-0fsl,ext-reset-outputstatusfsl,input-selfsl,pins#mux-control-cellsmux-reg-masksmux-controlsregulator-nameregulator-min-microvoltregulator-max-microvoltanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitfsl,tempmon#thermal-sensor-cellsregmapvaluemasklinux,keycodewakeup-sourceassigned-clocksassigned-clock-rates#reset-cells#power-domain-cellspower-supply#io-channel-cellsdma-namesdmas#pwm-cellsphy-supplyresetsdata-lanesassigned-clock-parentssamsung,burst-clock-frequencysamsung,esc-clock-frequencysamsung,pll-clock-frequencyuart-has-rtscts#sound-dai-cellsfsl,stop-moderegulator-boot-onregulator-always-onregulator-ramp-delayreset-gpiosDOVDD-supplyDVDD-supplyAVDD-supplyclock-laneslink-frequenciesVDDA-supplyVDDIO-supplyVDDD-supplyfsl,dte-mode#mbox-cellsfsl,mu-side-bfsl,usbphyfsl,usbmiscphy-clkgate-delay-usdr_modephy_type#index-cellsbus-widthfsl,tuning-stepfsl,tuning-start-tapkeep-power-in-suspendno-1-8-vnon-removablevmmc-supplypinctrl-1pinctrl-2reg-names#dma-cellsfsl,sdma-ram-script-nameinterrupt-namesfsl,num-tx-queuesfsl,num-rx-queuesdma-channelsautorepeatlabellinux,codeenable-active-highgpiostartup-delay-ussimple-audio-card,namesimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersound-dai