� ��h�8d(�c� ,MSI Primo81 tablet!2msi,primo81allwinner,sun6i-a31saliases=/soc/ethernet@1c30000chosen Gframebuffer-lcd0-hdmi02allwinner,simple-framebuffersimple-framebufferNde_be0-lcd0-hdmi@a3/2w�z�� hdisabledframebuffer-lcd002allwinner,simple-framebuffersimple-framebuffer Nde_be0-lcd00a3/w�z hdisabledo~timer2arm,armv7-timer0�   �n6�cpus�allwinner,sun6i-a31 cpu@02arm,cortex-a7�cpu�a��� a�O� /O� ����SB@ +cpu@12arm,cortex-a7�cpu�a��� a�O� /O� ����SB@+ cpu@22arm,cortex-a7�cpu�a��� a�O� /O� ����SB@+ cpu@32arm,cortex-a7�cpu�a��� a�O� /O� ����SB@+ thermal-zonescpu-thermal3�I�Wcooling-mapsmap0g0l�������� �������� �������� ��������tripscpu-alert0{p���passive+cpu-crit{���� �criticalpmu2arm,cortex-a7-pmu0�xyz{clocks Gclk-24M� 2fixed-clock�n6��P�osc24M+"clk-32k� 2fixed-clock����P �ext_osc32k+;clk-mii-phy-tx� 2fixed-clock�}x@ �mii_phy_tx+ clk-gmac-int-tx� 2fixed-clock�sY@ �gmac_int_tx+ clk@1c200d0�2allwinner,sun7i-a20-gmac-clk���a �gmac_tx+*display-engine$2allwinner,sun6i-a31s-display-engine�hokaysoc 2simple-bus Gdma-controller@1c020002allwinner,sun6i-a31-dma��  �2a��+lcd-controller@1c0c0002allwinner,sun6i-a31s-tcon��� �V� �) �lcdlvds a/��ahbtcon-ch0tcon-ch1lvds-alt�tcon0-pixel-clock�ports port@0 �endpoint@0�+9endpoint@1�+3port@1 �endpoint@1�+lcd-controller@1c0d0002allwinner,sun6i-a31-tcon��� �W� �) �lcdlvds a0���ahbtcon-ch0tcon-ch1lvds-alt�tcon1-pixel-clock�ports port@0 �endpoint@0�+:endpoint@1�+4port@1 �endpoint@1�+mmc@1c0f0002allwinner,sun7i-a20-mmc��� aOQP�ahbmmcoutputsample��ahb �<+default9hokay COYmmc@1c100002allwinner,sun7i-a20-mmc�� aRTS�ahbmmcoutputsample��ahb �=+default9 hdisabled mmc@1c110002allwinner,sun7i-a20-mmc�� aUWV�ahbmmcoutputsample��ahb �> hdisabled mmc@1c120002allwinner,sun7i-a20-mmc��  aXZY�ahbmmcoutputsample� �ahb �? hdisabled hdmi@1c160002allwinner,sun6i-a31-hdmi��` �X(a2�� �ahbmodddcpll-0pll-1�bddc-txddc-rxaudio-tx�  hokayports port@0 �endpoint@0�+endpoint@1�+port@1�endpoint+Cusb@1c190002allwinner,sun6i-a31-musb���a(� �Glmc|�usb��otghokayphy@1c194002allwinner,sun6i-a31-usb-phy��������phy_ctrlpmu1pmu2adef�usb0_phyusb1_phyusb2_phy�!�usb0_resetusb1_resetusb2_resethokay���� �!+usb@1c1a000&2allwinner,sun6i-a31-ehcigeneric-ehci��� �Ha)�|�usbhokayusb@1c1a400&2allwinner,sun6i-a31-ohcigeneric-ohci��� �Ia+g�|�usb hdisabledusb@1c1b000&2allwinner,sun6i-a31-ehcigeneric-ehci��� �Ja*�|�usb hdisabledusb@1c1b400&2allwinner,sun6i-a31-ohcigeneric-ohci��� �Ka,h�|�usb hdisabledusb@1c1c400&2allwinner,sun6i-a31-ohcigeneric-ohci��� �Ma-i� hdisabledclock@1c200002allwinner,sun6i-a31-ccu�� a"# �hosclosc��+pinctrl@1c208002allwinner,sun6i-a31s-pinctrl��$0� a@"#�apbhosclosc,=+gmac-gmii-pins�IPA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16PA17PA18PA19PA20PA21PA22PA23PA24PA25PA26PA27NgmacWgmac-mii-pinsTIPA0PA1PA2PA3PA8PA9PA11PA12PA13PA14PA19PA20PA21PA22PA23PA24PA26PA27Ngmacgmac-rgmii-pinsFIPA0PA1PA2PA3PA9PA10PA11PA12PA13PA14PA19PA20PA25PA26PA27NgmacW(i2c0-pins IPH14PH15Ni2c0+&i2c1-pins IPH16PH17Ni2c1+'i2c2-pins IPH18PH19Ni2c2+(lcd0-rgb888-pins�IPD0PD1PD2PD3PD4PD5PD6PD7PD8PD9PD10PD11PD12PD13PD14PD15PD16PD17PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27Nlcd0mmc0-pinsIPF0PF1PF2PF3PF4PF5Nmmc0Wf+mmc1-pinsIPG0PG1PG2PG3PG4PG5Nmmc1Wf+mmc2-4bit-pinsIPC6PC7PC8PC9PC10PC11Nmmc2Wfmmc2-8bit-emmc-pins3IPC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24Nmmc2Wfmmc3-8bit-emmc-pins3IPC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24Nmmc3W(fspdif-tx-pinIPH28Nspdifuart0-ph-pins IPH20PH21Nuart0mma8452-int-pinIPA9Ngpio_inf+)timer@1c20c002allwinner,sun4i-a10-timer�� �H�a"watchdog@1c20ca02allwinner,sun6i-a31-wdt�� �  �a"spdif@1c21000s2allwinner,sun6i-a31-spdif�� � a>c�+ �apbspdif�brxtx hdisabledi2s@1c22000s2allwinner,sun6i-a31-i2s��  � aAa�-�apbmod�brxtx hdisabledi2s@1c22400s2allwinner,sun6i-a31-i2s��$ �aBb�.�apbmod�brxtx hdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keys��($ �hokay�%button-158 �Volume Up�s#�l button-349 �Volume Down�r#�Trtp@1c250002allwinner,sun6i-a31-ts��P ��+serial@1c280002snps,dw-apb-uart�€ ���aG�3�btxrx hdisabledserial@1c284002snps,dw-apb-uart�„ ���aH�4�btxrx hdisabledserial@1c288002snps,dw-apb-uart�ˆ ���aI�5�btxrx hdisabledserial@1c28c002snps,dw-apb-uart�Œ ���aJ�6�  btxrx hdisabledserial@1c290002snps,dw-apb-uart� ���aK�7�  btxrx hdisabledserial@1c294002snps,dw-apb-uart�” ���aL�8�btxrx hdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c�¬ �aC�/+default9&hfailed i2c@1c2b0002allwinner,sun6i-a31-i2c�° �aD�0+default9'hokay ctp@5d 2goodix,gt911�] ��i2c@1c2b4002allwinner,sun6i-a31-i2c�´ �aE�1+default9(hokay accelerometer@1c+default9) 2fsl,mma8452� � i2c@1c2b8002allwinner,sun6i-a31-i2c�¸ � aF�2 hdisabled ethernet@1c300002allwinner,sun7i-a20-gmac��T �Rlmacirq a!*�stmmacethallwinner_gmac_tx�  �stmmaceth�� hdisabledmdio2snps,dwmac-mdio crypto-engine@1c1500062allwinner,sun6i-a31-cryptoallwinner,sun4i-a10-crypto��P �Pa\�ahbmod��ahbcodec@1c22c00s2allwinner,sun6i-a31-codec��, �a=� �apbcodec�*�brxtx hdisabledtimer@1c6000082allwinner,sun6i-a31-hstimerallwinner,sun7i-a20-hstimer��0�3456a#�spi@1c680002allwinner,sun6i-a31-spi�ƀ �Aa$]�ahbmod�brxtx� hdisabled spi@1c690002allwinner,sun6i-a31-spi�Ɛ �Ba%^�ahbmod�brxtx� hdisabled spi@1c6a0002allwinner,sun6i-a31-spi�Ơ �Ca&_�ahbmod�brxtx� hdisabled spi@1c6b0002allwinner,sun6i-a31-spi�ư �Da'`�ahbmod�brxtx� hdisabled interrupt-controller@1c81000 2arm,gic-400 ��� �@ �` , � +display-frontend@1e00000%2allwinner,sun6i-a31-display-frontend�� �]a5|u �ahbmodram�!+ports port@1 �endpoint@0�++5endpoint@1�,+/display-frontend@1e20000%2allwinner,sun6i-a31-display-frontend�� �^a6}v �ahbmodram�"+ports port@1 �endpoint@0�-+6endpoint@1�.+0display-backend@1e40000$2allwinner,sun6i-a31-display-backend�� �`a4{x �ahbmodram� ports port@0 �endpoint@0�/+,endpoint@1�0+.port@1 �endpoint@1�1+2drc@1e500002allwinner,sun6i-a31-drc�� �[a<�r �ahbmodram�(ports port@0 �endpoint@1�2+1port@1 �endpoint@0�3+endpoint@1�4+display-backend@1e60000$2allwinner,sun6i-a31-display-backend�� �_a3zw �ahbmodram�ports port@0 �endpoint@0�5++endpoint@1�6+-port@1�endpoint7+8drc@1e700002allwinner,sun6i-a31-drc�� �[a;�q �ahbmodram�'ports port@0�endpoint8+7port@1 �endpoint@0�9+endpoint@1�:+rtc@1f00000�2allwinner,sun6i-a31-rtc��T$�()a;�osc32k+#interrupt-controller@1f00c002allwinner,sun6i-a31-r-intc,��  � +$prcm@1f014002allwinner,sun6i-a31-prcm��ar100-clk2allwinner,sun6i-a31-ar100-clk�a#"  �ar100+<ahb0-clk2fixed-factor-clock�)a<�ahb0+=apb0-clk2allwinner,sun6i-a31-apb0-clk�a=�apb0+>apb0-gates-clk#2allwinner,sun6i-a31-apb0-gates-clk�a>D�apb0_pioapb0_irapb0_timerapb0_p2wiapb0_uartapb0_1wireapb0_i2c+?ir-clk�2allwinner,sun4i-a10-mod0-clk a#"�ir+@apb0-rst 2allwinner,sun6i-a31-clock-reset�+Acpucfg@1f01c002allwinner,sun6i-a31-cpuconfig��ir@1f020002allwinner,sun6i-a31-ir a?@�apbir�A �%�� @ hdisabledpinctrl@1f02c002allwinner,sun6i-a31-r-pinctrl��,$�-.a?"#�apbhosclosc,=s-ir-rx-pinIPL4Ns_irs-p2wi-pinsIPL0PL1Ns_p2wi+Bi2c@1f034002allwinner,sun6i-a31-p2wi��4 �'a?����A+default9Bhokay pmic@682x-powers,axp221�h$ � 4,ac-power 2x-powers,axp221-ac-power-supply hdisabledadc2x-powers,axp221-adcKbattery-power%2x-powers,axp221-battery-power-supplyhokaygpio2x-powers,axp221-gpio=regulators] �dcdc1pvcc-3v0�-���-��+dcdc2pvdd-gpu� �`�$@dcdc3pvdd-cpu� �`�$@+dcdc4 pvdd-sys-dll� �`�$@dcdc5 pvcc-dram��`��`dc1swpvcc-lcd+dc5ldo pvdd-cpus� �`�$@aldo1paldo1aldo2paldo2aldo3pavcc�)2��2Z�+%dldo1 pvcc-wifi�2Z��2Z�+!dldo2pdldo2dldo3 pvddio-csi�*���*��dldo4pdldo4eldo1peldo1eldo2peldo2eldo3pvdd-mipi-bridge�z��$@+ldo_io0pldo_io0 hdisabledldo_io1pldo_io1 hdisabledrtc_ldo�-���-��prtc_ldodrivevbus pusb0-vbushokay+ usb-power!2x-powers,axp221-usb-power-supplyhokay+ahci-5v2regulator-fixedpahci-5v�LK@�LK@��� hdisabledusb0-vbus2regulator-fixed pusb0-vbus�LK@�LK@��  hdisabledusb1-vbus2regulator-fixed pusb1-vbus�LK@�LK@��� hdisabledusb2-vbus2regulator-fixed pusb2-vbus�LK@�LK@��� hdisabledvcc3v02regulator-fixedpvcc3v0�-���-��vcc3v32regulator-fixedpvcc3v3�2Z��2Z�vcc5v02regulator-fixedpvcc5v0�LK@�LK@hdmi-connector2hdmi-connector�cportendpointC+ interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0rangesallwinner,pipelineclocksstatusvcc-lcd-supplyvdd-mipi-bridge-supplyinterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-methoddevice_typeregclock-latencyoperating-points#cooling-cellscpu-supplyphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresis#clock-cellsclock-accuracyclock-output-namesallwinner,pipelinesresets#dma-cellsdmasreset-namesclock-namesremote-endpointallwinner,tcon-channelpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosdma-namesinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosusb0_vbus_power-supplyusb0_vbus-supplyusb1_vbus-supply#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cellsvref-supplylabellinux,codevoltage#thermal-sensor-cellsreg-shiftreg-io-widthtouchscreen-swapped-x-ysnps,pblsnps,fixed-burstsnps,force_sf_dma_modeclock-divclock-multx-powers,drive-vbus-en#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpio