� ��`�8T<(IT%motorola,droid4ti,omap4430ti,omap4+7Motorola Droid 4 XT894chosenB=/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0aliases?I/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?N/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?S/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0EX/ocp/interconnect@48000000/segment@200000/target-module@150000/i2c@0?]/ocp/interconnect@48000000/segment@0/target-module@9c000/mmc@0?b/ocp/interconnect@48000000/segment@0/target-module@b4000/mmc@0?g/ocp/interconnect@48000000/segment@0/target-module@ad000/mmc@0?l/ocp/interconnect@48000000/segment@0/target-module@d1000/mmc@0?q/ocp/interconnect@48000000/segment@0/target-module@d5000/mmc@0Bv/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0B~/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0 �/ocp/dsp�/ocp/ipu@55020000G�/ocp/target-module@58000000/dss@0/target-module@4000/encoder@0/panel@0�/connectorcpus+cpu@0arm,cortex-a9�cpu��cpu��(�� '�O�5�a��O�� cpu@1arm,cortex-a9�cpu��pmuarm,cortex-a9-pmu debugssinterrupt-controller@48241000arm,cortex-a9-gic*?�H$H$cache-controller@48242000arm,pl310-cache�H$ P^local-timer@48240600arm,cortex-a9-twd-timer��H$ j interrupt-controller@48281000ti,omap4-wugen-mpu*?�H(socti,omap-inframpu ti,omap4-mpu mpuuiva ti,ivahd ivaocpti,omap4-l3-nocsimple-bus+z l3_main_1l3_main_2l3_main_3�DD� Ej interconnect@4a300000ti,omap4-l4-wkupsimple-bus�J0J0J0 �aplaia0+$zJ0J1J2segment@0simple-bus+�z`` ��@@PP��target-module@4000ti,sysc-omap2ti,sysc�@@ �revsysc��0�fck+z@counter@0ti,omap-counter32k� target-module@6000ti,sysc-omap4ti,sysc�`�rev+z` prm@0ti,omap4-prmsimple-bus� j+z clocks+sys_clkin_ck@110� ti,mux-clock� ��abe_dpll_bypass_clk_mux_ck@108� ti,mux-clock��3abe_dpll_refclk_mux_ck@10c� ti,mux-clock��2dbgclk_mux_ck�fixed-factor-clock��l4_wkup_clk_mux_ck@108� ti,mux-clock��syc_clk_div_ck@100�ti,divider-clock��usim_ck@1858�ti,divider-clock��X�usim_fclk@1858�ti,gate-clock��Xtrace_clk_div_ck�ti,clkdm-gate-clock�bandgap_fclk@1888�ti,gate-clock��clockdomainsemu_sys_clkdmti,clockdomain�l4_wkup_cm@1800ti,omap4-cm�+zclk@20ti,clkctrl� \�emu_sys_cm@1a00ti,omap4-cm�+zclk@20ti,clkctrl� �prm@400#ti,omap4-prm-instti,omap-prm-inst��_prm@500#ti,omap4-prm-instti,omap-prm-inst��prm@700#ti,omap4-prm-instti,omap-prm-inst��prm@f00#ti,omap4-prm-instti,omap-prm-inst��prm@1b00#ti,omap4-prm-instti,omap-prm-inst�@�target-module@a000ti,sysc-omap4ti,sysc��rev+z�scrm@0ti,omap4-scrm� clocks+auxclk0_src_gate_ck@310� ti,composite-no-wait-gate-clock��auxclk0_src_mux_ck@310�ti,composite-mux-clock��auxclk0_src_ck�ti,composite-clock�auxclk0_ck@310�ti,divider-clock��*auxclk1_src_gate_ck@314� ti,composite-no-wait-gate-clock��auxclk1_src_mux_ck@314�ti,composite-mux-clock��auxclk1_src_ck�ti,composite-clock�auxclk1_ck@314�ti,divider-clock��+auxclk2_src_gate_ck@318� ti,composite-no-wait-gate-clock��auxclk2_src_mux_ck@318�ti,composite-mux-clock��auxclk2_src_ck�ti,composite-clock� auxclk2_ck@318�ti,divider-clock� ��,auxclk3_src_gate_ck@31c� ti,composite-no-wait-gate-clock��!auxclk3_src_mux_ck@31c�ti,composite-mux-clock��"auxclk3_src_ck�ti,composite-clock�!"#auxclk3_ck@31c�ti,divider-clock�#��-auxclk4_src_gate_ck@320� ti,composite-no-wait-gate-clock�� $auxclk4_src_mux_ck@320�ti,composite-mux-clock�� %auxclk4_src_ck�ti,composite-clock�$%&auxclk4_ck@320�ti,divider-clock�&�� .auxclk5_src_gate_ck@324� ti,composite-no-wait-gate-clock��$'auxclk5_src_mux_ck@324�ti,composite-mux-clock��$(auxclk5_src_ck�ti,composite-clock�'()auxclk5_ck@324�ti,divider-clock�)��$/auxclkreq0_ck@210� ti,mux-clock�*+,-./��auxclkreq1_ck@214� ti,mux-clock�*+,-./��auxclkreq2_ck@218� ti,mux-clock�*+,-./��auxclkreq3_ck@21c� ti,mux-clock�*+,-./��auxclkreq4_ck@220� ti,mux-clock�*+,-./�� auxclkreq5_ck@224� ti,mux-clock�*+,-./��$clockdomainstarget-module@c000ti,sysc-omap4ti,sysc ctrl_module_wkup�� revsysc�+z�scm@c000ti,omap4-scm-wkup��segment@10000simple-bus+xz@@PP��target-module@0ti,sysc-omap2ti,sysc��revsyscsyss�$� �fckdbclk+zgpio@0ti,omap4-gpio�j1CS*?starget-module@4000ti,sysc-omap2ti,sysc�@@@�revsyscsyss"�$��fck+z@wdt@0ti,omap4-wdtti,omap3-wdt��jPtarget-module@8000ti,sysc-omap2-timerti,sysc��revsyscsyss'�$� �fck+z�_stimer@0ti,omap3430-timer�� fcktimer_sys_ckj%~� �target-module@c000ti,sysc-omap2ti,sysc��revsyscsyss'�$�X�fck+z�keypad@0ti,omap4-keypad��jx�mpu�� ( !"#$%&*,-./01234g`8 95iljstarget-module@e000ti,sysc-omap4ti,sysc ctrl_module_pad_wkup�� revsysc�+z�pinmux@40 ti,omap4-padconfpinctrl-single�@8+�?*��pinmux_usb_gpio_mux_sel2_pins.{segment@20000simple-bus+�z``�� 00@@PPpp��target-module@0ti,sysc Bdisabled+ztarget-module@2000ti,sysc Bdisabled+z target-module@4000ti,sysc Bdisabled+z@target-module@6000ti,sysc Bdisabled+0z`p �0�interconnect@4a000000ti,omap4-l4-cfgsimple-bus�JJJ �aplaia0+TzJJJJ J (J(0J0segment@0simple-bus+�z 00@@PP``pp��@ 00�� ``pp�� @@PPtarget-module@2000ti,sysc-omap4ti,sysc ctrl_module_core� �revsysc�+z scm@0ti,omap4-scm-coresimple-bus�+zscm_conf@0syscon�+�control-phy@300ti,control-phy-usb2��powerbcontrol-phy@33cti,control-phy-otghs�<�otghs_controlatarget-module@4000ti,sysc-omap4ti,sysc�@�rev+z@cm1@0ti,omap4-cm1simple-bus� +z clocks+extalt_clkin_ck�fixed-clockI�D�pad_clks_src_ck�fixed-clockI�0pad_clks_ck@108�ti,gate-clock�0��pad_slimbus_core_clks_ck�fixed-clockI�secure_32k_clk_src_ck�fixed-clockI�slimbus_src_clk�fixed-clockI�1slimbus_clk@108�ti,gate-clock�1� �sys_32k_ck�fixed-clockI�virt_12000000_ck�fixed-clockI�virt_13000000_ck�fixed-clockI�]@ virt_16800000_ck�fixed-clockIY virt_19200000_ck�fixed-clockI$�virt_26000000_ck�fixed-clockI��virt_27000000_ck�fixed-clockI�� virt_38400000_ck�fixed-clockII�tie_low_clock_ck�fixed-clockIutmi_phy_clkout_ck�fixed-clockI��xclk60mhsp1_ck�fixed-clockI��Zxclk60mhsp2_ck�fixed-clockI��[xclk60motg_ck�fixed-clockI��dpll_abe_ck@1e0�ti,omap4-dpll-m4xen-clock�23��4dpll_abe_x2_ck@1f0�ti,omap4-dpll-x2-clock�4��5dpll_abe_m2x2_ck@1f0�ti,divider-clock�5�Y��k6abe_24m_fclk�fixed-factor-clock�6��abe_clk@108�ti,divider-clock�6��dpll_abe_m3x2_ck@1f4�ti,divider-clock�5�Y��k7core_hsd_byp_clk_mux_ck@12c� ti,mux-clock�7��,8dpll_core_ck@120�ti,omap4-dpll-core-clock�8� $,(9dpll_core_x2_ck�ti,omap4-dpll-x2-clock�9:dpll_core_m6x2_ck@140�ti,divider-clock�:�Y�@�kdpll_core_m2_ck@130�ti,divider-clock�9�Y�0�k;ddrphy_ck�fixed-factor-clock�;��dpll_core_m5x2_ck@13c�ti,divider-clock�:�Y�<�k<div_core_ck@100�ti,divider-clock�<��Gdiv_iva_hs_clk@1dc�ti,divider-clock�<��@div_mpu_hs_clk@19c�ti,divider-clock�<��Fdpll_core_m4x2_ck@138�ti,divider-clock�:�Y�8�k=dll_clk_div_ck�fixed-factor-clock�=��dpll_abe_m2_ck@1f0�ti,divider-clock�4��Jdpll_core_m3x2_gate_ck@134� ti,composite-no-wait-gate-clock�:��4>dpll_core_m3x2_div_ck@134�ti,composite-divider-clock�:��4�?dpll_core_m3x2_ck�ti,composite-clock�>?dpll_core_m7x2_ck@144�ti,divider-clock�:�Y�D�kiva_hsd_byp_clk_mux_ck@1ac� ti,mux-clock�@��Adpll_iva_ck@1a0�ti,omap4-dpll-clock�A��B�7��Bdpll_iva_x2_ck�ti,omap4-dpll-x2-clock�BCdpll_iva_m4x2_ck@1b8�ti,divider-clock�C�Y��k�D��~Ddpll_iva_m5x2_ck@1bc�ti,divider-clock�C�Y��k�E��] Edpll_mpu_ck@160�ti,omap4-dpll-clock�F�`dlhdpll_mpu_m2_ck@170�ti,divider-clock��Y�p�kper_hs_clk_div_ck�fixed-factor-clock�7��Kusb_hs_clk_div_ck�fixed-factor-clock�7��Ql3_div_ck@100�ti,divider-clock�G��Hl4_div_ck@100�ti,divider-clock�H��lp_clk_div_ck�fixed-factor-clock�6��mpu_periphclk�fixed-factor-clock��ocp_abe_iclk@528�ti,divider-clock�I��(�per_abe_24m_fclk�fixed-factor-clock�J��dummy_ck�fixed-clockIclockdomainsmpuss_cm@300ti,omap4-cm�+zclk@20ti,clkctrl� �tesla_cm@400ti,omap4-cm�+zclk@20ti,clkctrl� �^abe_cm@500ti,omap4-cm�+zclk@20ti,clkctrl� l�Itarget-module@8000ti,sysc-omap4ti,sysc��rev+z� cm2@0ti,omap4-cm2simple-bus� +z clocks+per_hsd_byp_clk_mux_ck@14c� ti,mux-clock�K��LLdpll_per_ck@140�ti,omap4-dpll-clock�L�@DLHMdpll_per_m2_ck@150�ti,divider-clock�M��P�Udpll_per_x2_ck@150�ti,omap4-dpll-x2-clock�M�PNdpll_per_m2x2_ck@150�ti,divider-clock�N�Y�P�kTdpll_per_m3x2_gate_ck@154� ti,composite-no-wait-gate-clock�N��TOdpll_per_m3x2_div_ck@154�ti,composite-divider-clock�N��T�Pdpll_per_m3x2_ck�ti,composite-clock�OPdpll_per_m4x2_ck@158�ti,divider-clock�N�Y�X�kdpll_per_m5x2_ck@15c�ti,divider-clock�N�Y�\�kdpll_per_m6x2_ck@160�ti,divider-clock�N�Y�`�kSdpll_per_m7x2_ck@164�ti,divider-clock�N�Y�d�k�dpll_usb_ck@180�ti,omap4-dpll-j-type-clock�Q��Rdpll_usb_clkdcoldo_ck@1b4�ti,fixed-factor-clock�R�Y��kdpll_usb_m2_ck@190�ti,divider-clock�R�Y��kVducati_clk_mux_ck@100� ti,mux-clock�GS�func_12m_fclk�fixed-factor-clock�T��func_24m_clk�fixed-factor-clock�U��func_24mc_fclk�fixed-factor-clock�T��func_48m_fclk@108�ti,divider-clock�T��func_48mc_fclk�fixed-factor-clock�T��func_64m_fclk@108�ti,divider-clock��func_96m_fclk@108�ti,divider-clock�T��init_60m_fclk@104�ti,divider-clock�V��Yper_abe_nc_fclk@108�ti,divider-clock�J��usb_phy_cm_clk32k@640�ti,gate-clock��@cclockdomainsl3_init_clkdmti,clockdomain�Rl4_ao_cm@600ti,omap4-cm�+zclk@20ti,clkctrl� �el3_1_cm@700ti,omap4-cm�+zclk@20ti,clkctrl� �l3_2_cm@800ti,omap4-cm�+zclk@20ti,clkctrl� �ducati_cm@900ti,omap4-cm� +z clk@20ti,clkctrl� ��l3_dma_cm@a00ti,omap4-cm� +z clk@20ti,clkctrl� �Wl3_emif_cm@b00ti,omap4-cm�+zclk@20ti,clkctrl� �d2d_cm@c00ti,omap4-cm�+zclk@20ti,clkctrl� �dl4_cfg_cm@d00ti,omap4-cm� +z clk@20ti,clkctrl� �fl3_instr_cm@e00ti,omap4-cm�+zclk@20ti,clkctrl� $�ivahd_cm@f00ti,omap4-cm�+zclk@20ti,clkctrl� �iss_cm@1000ti,omap4-cm�+zclk@20ti,clkctrl� �hl3_dss_cm@1100ti,omap4-cm�+zclk@20ti,clkctrl� ��l3_gfx_cm@1200ti,omap4-cm�+zclk@20ti,clkctrl� ��l3_init_cm@1300ti,omap4-cm�+zclk@20ti,clkctrl� ��Xl4_per_cm@1400ti,omap4-cm�+zclock@20ti,clkctrl-l4-perti,clkctrl� D�iclock@1a0 ti,clkctrl-l4-secureti,clkctrl��<�qtarget-module@56000ti,sysc-omap2ti,sysc�``,`(�revsyscsyss#��$�W�fck+z`dma-controller@0ti,omap4430-sdmati,omap-sdma�0j �� rtarget-module@58000ti,sysc-omap2ti,sysc��revsyscsyss#��$�X�fck+z�Phsi@0 ti,omap4-hsi�@P�sysgdd�X�hsi_fckjG�gdd_mpu+z@hsi-port@2000ti,omap4-hsi-port� (�txrxjChsi-port@3000ti,omap4-hsi-port�08�txrxjDtarget-module@5e000ti,sysc Bdisabled+z� target-module@62000ti,sysc-omap2ti,sysc� �revsyscsyss��XH�fck+z usbhstll@0 ti,usbhs-tll�jNtarget-module@64000ti,sysc-omap4ti,sysc�@@@�revsyscsyss��X8�fck+z@usbhshost@0ti,usbhs-host�+z�YZ[3�refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2ohci-phy-4pin-dpdm ehci-tllohci@800ti,ohci-omap3�jL!9\>usbehci@c00 ti,ehci-omap�jM9]target-module@66000ti,sysc-omap2ti,sysc�```�revsyscsyss��^�fckH_Orstctrl+z`mmu@0ti,omap4-iommu�j[�segment@80000simple-bus+z� �� @@PP``pp``pp�� target-module@29000ti,sysc Bdisabled+z�target-module@2b000ti,sysc-omap2ti,sysc��revsyscsyss��$�X@�fck+z�usb_otg_hs@0ti,omap4-musb��j\]�mcdmah`9` >usb2-phyp{��a��target-module@2d000ti,sysc-omap2ti,sysc��revsyscsyss�$�X��fck+z�ocp2scp@0ti,omap-ocp2scp�+zusb2phy@80 ti,omap-usb2��X�b�c�wkupclk�`target-module@36000ti,sysc-omap2ti,sysc�```�revsyscsyss�$�d�fck+z`target-module@4d000ti,sysc-omap2ti,sysc��revsyscsyss�$�d�fck+z�target-module@59000ti,sysc-omap4-srti,sysc��8�sysc��e�fck+z�smartreflex@0ti,omap4-smartreflex-mpu��jtarget-module@5b000ti,sysc-omap4-srti,sysc��8�sysc��e�fck+z�smartreflex@0ti,omap4-smartreflex-iva��jftarget-module@5d000ti,sysc-omap4-srti,sysc��8�sysc��e�fck+z�smartreflex@0ti,omap4-smartreflex-core��jtarget-module@60000ti,sysc Bdisabled+ztarget-module@74000ti,sysc-omap4ti,sysc�@@ �revsysc��f�fck+z@mailbox@0ti,omap4-mailbox�j��mbox-ipu��mbox-dsp��target-module@76000ti,sysc-omap2ti,sysc�```�revsyscsyss�$�f�fck+z`spinlock@0ti,omap4-hwspinlock��segment@100000simple-bus+`z 00��target-module@0ti,sysc-omap4ti,sysc ctrl_module_pad_core� �revsysc�+zpinmux@40 ti,omap4-padconfpinctrl-single�@�+�?*��jpinmux_hdmi_hpd_pins.X�pinmux_hdq_pins.��pinmux_dss_hdmi_pins.Z\^�pinmux_mmc3_pins8.N��pinmux_poweroff_pins.4�pinmux_tmp105_irq.Nnpinmux_usb_gpio_mux_sel1_pins.Hzpinmux_touchscreen_pins.@`opinmux_als_proximity_pins.Lppinmux_usb_mdm6600_pinsX.�<2>:8TV�pinmux_usb_ulpi_pinsp.VXrtvxz|~��|pinmux_usb_utmi_pinsp.VXrtvxz|~��}pinmux_uart1_pins .��kpinmux_uart3_pinsp.VXrtvxz|~��~pinmux_uart4_pins .��lpinmux_mcbsp2_pins .��pinmux_mcbsp3_pins .��pinmux_vibrator_direction_pin.��pinmux_vibrator_enable_pin.��omap4_padconf_global@5a0sysconsimple-bus��p+z�pgpbias_regulator@60ti,pbias-omap4ti,pbias-omap�`gpbias_mmc_omap4pbias_mmc_omap4"w@:-��target-module@2000ti,sysc Bdisabled+z target-module@8000ti,sysc Bdisabled+z�target-module@a000ti,sysc-omap4ti,sysc�� revsysc��R�h�fck+z�segment@180000simple-bus+segment@200000simple-bus+hz�!��!�� @ @P P` `p p ! 0!0� �� !!`!`p!p@!@P!P�!��!�""`"`p"p�"��"��"��"��!��!�target-module@4000ti,sysc Bdisabled+z@target-module@6000ti,sysc Bdisabled+z`target-module@a000ti,sysc Bdisabled+z�target-module@c000ti,sysc Bdisabled+z�target-module@10000ti,sysc Bdisabled+ztarget-module@12000ti,sysc Bdisabled+z target-module@14000ti,sysc Bdisabled+z@target-module@16000ti,sysc Bdisabled+z`target-module@18000ti,sysc Bdisabled+z�target-module@1c000ti,sysc Bdisabled+z�target-module@1e000ti,sysc Bdisabled+z�target-module@20000ti,sysc Bdisabled+ztarget-module@26000ti,sysc Bdisabled+z`target-module@28000ti,sysc Bdisabled+z�target-module@2a000ti,sysc Bdisabled+z�segment@280000simple-bus+segment@300000simple-bus+�z042@@2@ `2`p2p�2��2�3�2� �2�@target-module@0ti,sysc Bdisabled+xz@@@ ``pp�� @interconnect@48000000ti,omap4-l4-persimple-bus0�HHHHHH�aplaia0ia1ia2ia3+zH H segment@0simple-bus+�z 00@@PP``pp��PP``pp�� 00 ` ` p p``pp��``pp�� @ @ ` ` � �@ � � � � � � 00@@PP�� P P ` ` 0 0 P Ptarget-module@20000ti,sysc-omap2ti,sysc�PTX�revsyscsyss�$�i0�fck+zserial@0ti,omap4-uart�jJI�lcJj|w�target-module@32000ti,sysc-omap2-timerti,sysc� �revsyscsyss'�$�i�fck+z timer@0ti,omap3430-timer��i�fcktimer_sys_ckj&target-module@34000ti,sysc-omap4-timerti,sysc�@@ �revsysc��i �fck+z@timer@0ti,omap4430-timer��i �fcktimer_sys_ckj'target-module@36000ti,sysc-omap4-timerti,sysc�`` �revsysc��i(�fck+z`timer@0ti,omap4430-timer��i(�fcktimer_sys_ckj(target-module@3e000ti,sysc-omap4-timerti,sysc�� revsysc��i0�fck+z�timer@0ti,omap4430-timer��i0�fcktimer_sys_ckj-��i0��target-module@40000ti,sysc Bdisabled+ztarget-module@55000ti,sysc-omap2ti,sysc�PPQ�revsyscsyss�$�i@i@ �fckdbclk+zPgpio@0ti,omap4-gpio�jCS*?target-module@57000ti,sysc-omap2ti,sysc�ppq�revsyscsyss�$�iHiH �fckdbclk+zpgpio@0ti,omap4-gpio�jCS*?wtarget-module@59000ti,sysc-omap2ti,sysc��revsyscsyss�$�iPiP �fckdbclk+z�gpio@0ti,omap4-gpio�j CS*?�target-module@5b000ti,sysc-omap2ti,sysc��revsyscsyss�$�iXiX �fckdbclk+z�gpio@0ti,omap4-gpio�j!CS*?�target-module@5d000ti,sysc-omap2ti,sysc��revsyscsyss�$�i`i` �fckdbclk+z�gpio@0ti,omap4-gpio�j"CS*?mtarget-module@60000ti,sysc-omap2ti,sysc��revsyscsyss�$�i��fck+zi2c@0 ti,omap4-i2c�j=+target-module@6a000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss�$�i �fck+z�serial@0ti,omap4-uart�jHI�l�default�kcHj��target-module@6c000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss�$�i(�fck+z�serial@0ti,omap4-uart�jII�ltarget-module@6e000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss�$�i8�fck+z�serial@0ti,omap4-uart�jFI�l�default�lbluetooth ti,wl1285-st�m�8@target-module@70000ti,sysc-omap2ti,sysc��revsyscsyss�$�i��fck+zi2c@0 ti,omap4-i2c�j8+tmp105@48 ti,tmp105�H�n�defaultcmjN�irqwakeup�led-controller@38 ti,lm3532+�8�m�� led@0�#:backlight�led@1�#:kbd_backlighttarget-module@72000ti,sysc-omap2ti,sysc� ��revsyscsyss�$�i��fck+z i2c@0 ti,omap4-i2c�j9+touchscreen@4aatmel,maxtouch�J�default�o)m cmj`�irqwakeup�isl29030@44isil,isl29030�D�default�pmjtarget-module@76000ti,sysc-omap4ti,sysc�`` �revsysc��i�fck+z`target-module@78000ti,sysc-omap2ti,sysc��revsyscsyss�$�i8�fck+z�elm@0ti,am3352-elm� j Bdisabledtarget-module@86000ti,sysc-omap2-timerti,sysc�```�revsyscsyss'�$�i�fck+z`timer@0ti,omap3430-timer��i�fcktimer_sys_ckj.�target-module@88000ti,sysc-omap4-timerti,sysc�� revsysc��i�fck+z�timer@0ti,omap4430-timer��i�fcktimer_sys_ckj/�target-module@90000ti,sysc-omap2ti,sysc� � � �revsysc��q �fck+z Bdisabledrng@0 ti,omap4-rng� j4target-module@96000ti,sysc-omap2ti,sysc� `��sysc��i��fck+z `mcbsp@0ti,omap4-mcbsp��mpuj�common5�Drr Itxrx Bdisabledtarget-module@98000ti,sysc-omap4ti,sysc� � � �revsysc��i��fck+z �spi@0ti,omap4-mcspi�jA+S@Dr#r$r%r&r'r(r)r* Itx0rx0tx1rx1tx2rx2tx3rx3pmic@0motorola,cpcapst,6556002�sj*?+a�|s�tadcmotorola,mapphone-cpcap-adcct�adcdone�ubatterymotorola,cpcap-batteryHcttttt6t9+�eollowbphlowbplchrgcurr1battdetbcccal �uuuu �battdetbbattpchg_isensebatti�vcharger motorola,mapphone-cpcap-chargerlct tttttttt6T�chrg_detrvrs_chrgchrg_se1bse0connrvrs_modechrgcurr2chrgcurr1vbusvldbattdetb�ww(�uuuuu%�battdetbbattpvbuschg_isensebattivregulator"motorola,mapphone-cpcap-regulatorregulatorsSW5"M�:M��P��VCAM",@ :,@ ��VCSI"w@:w@��VDAC"w@:w@��VDIG"�8:�8��VFUSE"�`:0��VHVIO"*W�:*W��VSDIO",@ :,@ ��VPLL"O�:w@�dVRF1"*W�:*W��VRF2"*W�:*W��VRFREF"&%�:*W��dVWLAN1"w@:��VWLAN2"-��:-��VSIM"w@:,@ ��VSIMCARD"w@:,@ ��VVIB"� :-��VUSB"2Z�:2Z��VAUDIO"*W�:*W��audio-codec3port@0endpointDx�port@1endpointDy�rtcmotorola,cpcap-rtctj'buttonmotorola,cpcap-pwrbuttonjphy motorola,mapphone-cpcap-usb-phy�z{T|^}h~�defaultulpiutmiuart�lctttttttt1t0=�id_groundid_floatse0connvbusvldsessvldsessendse1dmdp�s�uu�vbusidr�led-redmotorola,cpcap-led-red~�#status-led:redled-greenmotorola,cpcap-led-green~�#status-led:greenled-bluemotorola,cpcap-led-blue~�#status-led:blueled-adlmotorola,cpcap-led-adl~�#button-backlightled-cpmotorola,cpcap-led-cp~�#shift-key-lighttarget-module@9a000ti,sysc-omap4ti,sysc� � � �revsysc��i��fck+z �spi@0ti,omap4-mcspi�jB+S Dr+r,r-r.Itx0rx0tx1rx1target-module@9c000ti,sysc-omap4ti,sysc� � � �revsysc��X�fck+z �mmc@0ti,omap4-hsmmc�jS��Dr=r>Itxrx��mtarget-module@9e000ti,sysc Bdisabled+z �target-module@a2000ti,sysc Bdisabled+z target-module@a4000ti,sysc Bdisabled+z @ Ptarget-module@a5000ti,sysc-omap2ti,sysc� P0 P4 P8�revsyscsyss�$�q�fck+z Pdes@0 ti,omap4-des��jRDrurtItxrxtarget-module@a8000ti,sysc Bdisabled+z �@target-module@ad000ti,sysc-omap4ti,sysc� � � �revsysc��i�fck+z �mmc@0ti,omap4-hsmmc�j^�DrMrNItxrx�default��c^j��irqwakeup��+wlcore@2 ti,wl1285�c�jN�irqwakeup��$��target-module@b0000ti,sysc Bdisabled+ztarget-module@b2000ti,sysc-omap2ti,sysc� �revsyscsyss$_�ih�fck+z 1w@0ti,omap3-1w�j:��default91wtarget-module@b4000ti,sysc-omap4ti,sysc�@@ �revsysc��X�fck+z@mmc@0ti,omap4-hsmmc�jV�Dr/r0Itxrx��Atarget-module@b8000ti,sysc-omap4ti,sysc�� revsysc��i��fck+z�spi@0ti,omap4-mcspi�j[+SDrrItx0rx0target-module@ba000ti,sysc-omap4ti,sysc�� revsysc��i��fck+z�spi@0ti,omap4-mcspi�j0+SDrFrGItx0rx0target-module@d1000ti,sysc-omap4ti,sysc� �revsysc��i�fck+z mmc@0ti,omap4-hsmmc�j`�Dr9r:Itxrxtarget-module@d5000ti,sysc-omap4ti,sysc� P P �revsysc��i@�fck+z Pmmc@0ti,omap4-hsmmc�j;�Dr;r<Itxrxsegment@200000simple-bus+z55target-module@150000ti,sysc-omap2ti,sysc��revsyscsyss�$�i��fck+zi2c@0 ti,omap4-i2c�j>+magnetometer@casahi-kasei,ak8975�~�mjR-10001000-1accelerometer@18st,lis3dh-accel�~�jR0-10100001interconnect@40100000ti,omap4-l4-abesimple-pm-bus�@@�laapb�+z@IIsegment@0simple-pm-bus+0z 00@@PP``pp�� 00�� IIIII I I0I0I@I@IPIPI`I`IpIpI�I�I�I�I�I�I�I�I�I�I�I�IIIII I I0I0I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�IIIII I I I IIIIIII I target-module@22000ti,sysc-omap2ti,sysc� ��sysc��I(�fck+z I I mcbsp@0ti,omap4-mcbsp��I ��mpudmaj�common5�Dr!r"Itxrx Bdisabledtarget-module@24000ti,sysc-omap2ti,sysc�@��sysc��I0�fck+z@I@I@mcbsp@0ti,omap4-mcbsp��I@��mpudmaj�common5�DrrItxrxBokay3�default��port�endpointpi2sD�{��xtarget-module@26000ti,sysc-omap2ti,sysc�`��sysc��I8�fck+z`I`I`mcbsp@0ti,omap4-mcbsp��I`��mpudmaj�common5�DrrItxrxBokay3�default��port�endpointpdsp_a{��D�ytarget-module@28000ti,sysc-mcaspti,sysc�� revsysc��I �fck+z�I�I�target-module@2a000ti,sysc Bdisabled+z�I�I�target-module@2e000ti,sysc-omap4ti,sysc�� revsysc��I�fck+z�I�I�dmic@0ti,omap4-dmic�I��mpudmajrDrCIup_link Bdisabledtarget-module@30000ti,sysc-omap2ti,sysc��revsyscsyss"�$�Ih�fck+zIIwdt@0ti,omap4-wdtti,omap3-wdt��jPtarget-module@32000ti,sysc-omap4ti,sysc� �revsysc��I�fck+z I I Bdisabledmcpdm@0ti,omap4-mcpdm�I �mpudmajpDrArBIup_linkdn_linktarget-module@38000ti,sysc-omap4-timerti,sysc�� revsysc��IH�fck+z�I�I�timer@0ti,omap4430-timer��I��IH��fcktimer_sys_ckj)�target-module@3a000ti,sysc-omap4-timerti,sysc�� revsysc��IP�fck+z�I�I�timer@0ti,omap4430-timer��I��IP��fcktimer_sys_ckj*�target-module@3c000ti,sysc-omap4-timerti,sysc�� revsysc��IX�fck+z�I�I�timer@0ti,omap4430-timer��I��IX��fcktimer_sys_ckj+�target-module@3e000ti,sysc-omap4-timerti,sysc�� revsysc��I`�fck+z�I�I�timer@0ti,omap4430-timer��I��I`��fcktimer_sys_ckj,��I`��target-module@80000ti,sysc Bdisabled+zIItarget-module@a0000ti,sysc Bdisabled+z I I target-module@c0000ti,sysc Bdisabled+zIItarget-module@f1000ti,sysc-omap4ti,sysc� �revsysc��I�fck+zIIsram@40304000 mmio-sram�@0@�gpmc@50000000ti,omap4430-gpmc�P+jDrIrxtx�� gpmc��H�fck*?CStarget-module@52000000ti,sysc-omap4ti,sysc iss�RR �revsysc��R�h�fck+zRtarget-module@55082000ti,sysc-omap2ti,sysc�U U U �revsyscsyss��fckH�OrstctrlzU +mmu@0ti,omap4-iommu�jd[��target-module@4012c000ti,sysc-omap4ti,sysc�@�@� �revsysc��I@�fck+z@�I�I�dmm@4e000000 ti,omap4-dmm�Njq dmmemif@4c000000ti,emif-4d�Ljn emif1�� !emif@4d000000ti,emif-4d�Mjo emif2�� !dsp ti,omap4-dsp 4� ?�H_�^ Fomap4-dsp-fw.xe64T T�� Bdisabledipu@55020000 ti,omap4-ipu�U�l2ram ?�H�� Fomap4-ipu-fw.xem3 T�� Bdisabledtarget-module@4b501000ti,sysc-omap2ti,sysc�KP�KP�KP��revsyscsyss�$�q�fck+zKPaes@0 ti,omap4-aes��jUDrornItxrxtarget-module@4b701000ti,sysc-omap2ti,sysc�Kp�Kp�Kp��revsyscsyss�$�q�fck+zKpaes@0 ti,omap4-aes��j@DrrrqItxrxtarget-module@4b100000ti,sysc-omap3-shamti,sysc�KKK�revsyscsyss�$�q(�fck+zKsham@0ti,omap4-sham�j3DrwIrxregulator-abb-mpu ti,abb-v2abb_mpu+ [�� t2 �Bokay�J0{�J0`�base-addressint-addressx ��O��1�regulator-abb-iva ti,abb-v2abb_iva+ [�� t2 � Bdisabled�J0{�J0`�base-addressint-addresstarget-module@56000000ti,sysc-omap4ti,sysc�V�V� �revsysc��fck+zV�� '��target-module@58000000ti,sysc-omap2ti,sysc�XX �revsyss$0�� fckhdmi_clksys_clktv_clk+zXdss@0 ti,omap4-dss��Bokay��fck+ztarget-module@1000ti,sysc-omap2ti,sysc��revsyscsyss��$�� fcksys_clk+zdispc@0ti,omap4-dispc�j��fcktarget-module@2000ti,sysc-omap2ti,sysc� �revsyscsyss�$�� fcksys_clk+z encoder@0� Bdisabled��H�fckicktarget-module@3000ti,sysc-omap2ti,sysc�0�rev�� sys_clk+z0encoder@0ti,omap4-venc� Bdisabled��fcktarget-module@4000ti,sysc-omap2ti,sysc�@@@�revsyscsyss�$+z@encoder@0 ti,omap4-dsi�@ �protophypllj5Bokay�� fcksys_clk+~�portendpointD� ��panel@0#motorola,droid4-panelpanel-dsi-cm�#lcd0 ��)� �� 2 �Y �Zpanel-timingI � � � � � % / < I SportendpointD��target-module@5000ti,sysc-omap2ti,sysc�PPP�revsyscsyss�$+zPencoder@0 ti,omap4-dsi�@ �protophyplljT Bdisabled�� fcksys_clk+target-module@6000ti,sysc-omap4ti,sysc�`` �revsysc�� fckdss_clk+z` encoder@0ti,omap4-hdmi ��wppllphycorejeBokay�� fcksys_clkDrL Iaudio_tx��default c�portendpointD� ��bandgap@4a002260�J"`J#,ti,omap4430-bandgap�w o�thermal-zonescpu_thermal �� ' �� N tripscpu_alert �8� ��passive�cpu_crit ��H �� criticalcooling-mapsmap0 �� memory�memoryӀ?�gpio-poweroffgpio-poweroff��default�connectorhdmi-connector��default#hdmi�d �portendpointD��regulator-hdmiregulator-fixedhdmi"LK@:LK@ �usb-phy@1motorola,mapphone-mdm6600��default�w)��$3��$F�\usb-phy@2usb-nop-xceiv�]regulator-lcdregulator-fixedlcd"M�:M� ��\��regulator-wl12xxregulator-fixedvwl1271"-P:-P �wgp�gpio_keys gpio-keysvolume_down#Volume Down��xr�� slider #Keypad Slide��x �� soundcardaudio-graph-card#Droid 4 AudioV�SpeakerEarpieceSpeakerLoudspeakerHeadphoneHeadphone JackMicrophoneInternal MicU�EarpieceEPLoudspeakerSPKRHeadphone JackHSLHeadphone JackHSRMICRInternal Mic��pwm-8�default��ti,omap-dmtimer-pwm��pwm-9�default��ti,omap-dmtimer-pwm��vibrator pwm-vibrator ��enabledirection��backlightled-backlight� ?_��0� compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2i2c3mmc0mmc1mmc2mmc3mmc4serial0serial1serial2serial3rproc0rproc1display0display1device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-points#cooling-cellsphandleti,hwmodsinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptssramrangesreg-namesti,sysc-sidle#clock-cellsti,index-starts-at-oneti,bit-shiftclock-multclock-divti,max-divti,dividers#reset-cells#power-domain-cellsti,sysc-maskti,syss-maskti,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentskeypad,num-rowskeypad,num-columnslinux,keymap#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsstatusclock-frequencyti,autoidle-shiftti,invert-autoidle-bitti,index-power-of-twoassigned-clock-ratesti,clock-divti,clock-multti,sysc-midle#dma-cellsdma-channelsdma-requestsinterrupt-namesport1-modeport2-moderemote-wakeup-connectedphysphy-namesresetsreset-names#iommu-cellsusb-phymultipointnum-epsram-bitsctrl-moduleinterface-typepower#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rx#hwlock-cellssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,sysc-delay-usinterrupts-extendedoverrun-throttle-msti,timer-pwmpinctrl-namespinctrl-0uart-has-rtsctscurrent-speedenable-gpiosmax-speedwakeup-sourceramp-up-usramp-down-usled-sourcesti,led-modelabelreset-gpiosti,buffer-sizedmasdma-namesti,spi-num-csspi-max-frequencyspi-cs-highspi-cpolspi-cpha#io-channel-cellsio-channelsio-channel-namespower-suppliesmode-gpiosregulator-enable-ramp-delayregulator-boot-onregulator-always-onregulator-initial-mode#sound-dai-cellsremote-endpointpinctrl-1pinctrl-2pinctrl-3vusb-supplyvdd-supplyti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthcd-gpiosnon-removablecap-power-off-cardkeep-power-in-suspendref-clock-frequencytcxo-clock-frequencyti,modeti,non-removablerotation-matrixpower-domainsdai-formatframe-masterbitclock-masterti,timer-dspgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initti,iommu-bus-err-backphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertti,bootregiommusfirmware-namemboxesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infolanesvddi-supplybacklightwidth-mmheight-mmrotationhback-porchhactivehfront-porchhsync-lenvback-porchvactivevfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activevdda-supply#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicehpd-gpiosgpioenable-active-highpower-gpiosmotorola,mode-gpiosmotorola,cmd-gpiosmotorola,status-gpiosvin-supplystartup-delay-uslinux,codelinux,can-disabledebounce-intervallinux,input-typewidgetsroutingdais#pwm-cellsti,timersti,clock-sourcepwmspwm-namesdirection-duty-cycle-nsledsbrightness-levelsdefault-brightness-level