� ����8�(x��7radxa,rockpi-n8vamrs,rk3288-vmarc-somrockchip,rk3288&7Radxa ROCK Pi N8aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000�/serial@ff190000�/serial@ff690000�/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000arm-pmuarm,cortex-a12-pmu0������cpus�rockchip,rk3066-smp�cpu@500�cpuarm,cortex-a12��'�@5<rVcpu@501�cpuarm,cortex-a12��'�@5<rVcpu@502�cpuarm,cortex-a12��'�@5<rVcpu@503�cpuarm,cortex-a12��'�@5<rVcpu-opp-tableoperating-points-v2^Vopp-126000000i���p ��opp-216000000i ��p ��opp-312000000i��p ��opp-408000000iQ�p ��opp-600000000i#�Fp ��opp-696000000i)|p~�opp-816000000i0�,pB@opp-1008000000i<�p�opp-1200000000iG��p��opp-1416000000iTfrpO�opp-1512000000iZJp� opp-1608000000i_�"p�pbus simple-bus~dma-controller@ff250000arm,pl330arm,primecell��%@����5� �apb_pclkVdma-controller@ff600000arm,pl330arm,primecell��`@����5� �apb_pclk �disableddma-controller@ffb20000arm,pl330arm,primecell���@����5� �apb_pclkVUreserved-memory~dma-unusable@fe000000��oscillator fixed-clock�n6�xin24m�V timerarm,armv7-timer0�   �n6)timer@ff810000rockchip,rk3288-timer���  �H 5a  �pclktimerdisplay-subsystemrockchip,display-subsystem@ mmc@ff0c0000rockchip,rk3288-dw-mshcF�р 5�Drv�biuciuciu-driveciu-sampleT � �� @��_reset�okayku��� �default� mmc@ff0d0000rockchip,rk3288-dw-mshcF�р 5�Esw�biuciuciu-driveciu-sampleT �!�� @��_reset �disabledmmc@ff0e0000rockchip,rk3288-dw-mshcF�р 5�Ftx�biuciuciu-driveciu-sampleT �"��@��_reset �disabledmmc@ff0f0000rockchip,rk3288-dw-mshcF�р 5�Guy�biuciuciu-driveciu-sampleT �#��@��_reset�okayku���default���saradc@ff100000rockchip,saradc�� �$�5I[�saradcapb_pclk�W _saradc-apb �disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5AR�spiclkapb_pclk�  �txrx �,�default��� �disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BS�spiclkapb_pclk� �txrx �-�default��� �disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CT�spiclkapb_pclk��txrx �.�default� !"#�� �disabledi2c@ff140000rockchip,rk3288-i2c�� �>�i2c5M�default�$ �disabledi2c@ff150000rockchip,rk3288-i2c�� �?�i2c5O�default�% �disabledi2c@ff160000rockchip,rk3288-i2c�� �@�i2c5P�default�& �disabledi2c@ff170000rockchip,rk3288-i2c�� �A�i2c5Q�default�'�okayVkserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart�� �7 5MU�baudclkapb_pclk��txrx�default�()�okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart�� �8 5NV�baudclkapb_pclk��txrx�default�* �disabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart��i �9 5OW�baudclkapb_pclk�default�+�okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �: 5PX�baudclkapb_pclk��txrx�default�, �disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �; 5QY�baudclkapb_pclk�  �txrx�default�- �disabledthermal-zonesreserve_thermal�0�>.cpu_thermald0�>.tripscpu_alert0NpZ��passiveV/cpu_alert1N$�Z��passiveV0cpu_critN_�Z� �criticalcooling-mapsmap0e/0j����������������map1e00j��������������������������������gpu_thermald0�>.tripsgpu_alert0NpZ��passiveV1gpu_critN_�Z� �criticalcooling-mapsmap0e1 j2��������tsadc@ff280000rockchip,rk3288-tsadc��( �%5HZ�tsadcapb_pclk�� _tsadc-apb�initdefaultsleep�3y4�3��5�s �disabledV.ethernet@ff290000rockchip,rk3288-gmac��)��macirqeth_wake_irq�585�fgc��]M�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�B _stmmaceth�okay�6�input�rgmii�default�7 '�P/(8A�Q \8usb@ff500000 generic-ehci��P �5�l9qusb�okayusb@ff520000 generic-ohci��R �)5�l9qusb�okayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��T �5��otg{hostl: qusb2-phy��okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��X �5��otg{otg�����@@ l; qusb2-phy�okayusb@ff5c0000 generic-ehci��\ �5� �disabledi2c@ff650000rockchip,rk3288-i2c��e �<�i2c5L�default�<�okay��pmic@1brockchip,rk808�&=��default�>?����rk808-clkout1rk808-clkout2�@@@@)@5@AMY@f@s�regulatorsDCDC_REG1�vdd_arm��� q��\�regulator-state-mem�DCDC_REG2�vdd_gpu��� �P�� pregulator-state-mem�DCDC_REG3�vcc_ddr��regulator-state-mem DCDC_REG4�vcc_io���2Z��2Z�Vregulator-state-mem 82Z�LDO_REG1�vcc_tp���2Z��2Z�regulator-state-mem�LDO_REG2 �vcca_codec���2Z��2Z�regulator-state-mem 82Z�LDO_REG3�vdd_10���B@�B@regulator-state-mem 8B@LDO_REG4�vcc_wl���w@�w@regulator-state-mem LDO_REG5 �vccio_sd���w@�2Z�V regulator-state-mem 82Z�LDO_REG6 �vdd10_lcd���B@�B@regulator-state-mem�LDO_REG7�vcc_18���w@�w@VTregulator-state-mem 8w@LDO_REG8 �vcc18_lcd���w@�w@regulator-state-mem�SWITCH_REG1�vcc_sd��regulator-state-mem�SWITCH_REG2�vcc_lcd��regulator-state-mem�i2c@ff660000rockchip,rk3288-i2c��f �=�i2c5N�default�A �disabledpwm@ff680000rockchip,rk3288-pwm��hT�default�B5_�pwm�okaypwm@ff680010rockchip,rk3288-pwm��hT�default�C5_�pwm �disabledpwm@ff680020rockchip,rk3288-pwm��h T�default�D5_�pwm�okaypwm@ff680030rockchip,rk3288-pwm��h0T�default�E5_�pwm �disabledsram@ff700000 mmio-sram��p�~�p�smp-sram@0rockchip,rk3066-smp-sram�sram@ff720000#rockchip,rk3288-pmu-srammmio-sram��rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd��sVpower-controller!rockchip,rk3288-power-controller_Ah� VXpower-domain@9� �5��������������chgfdehilkj$sFGHIJKLMNpower-domain@11� 5�opsOPpower-domain@12� 5��sQpower-domain@13� 5�sRSreboot-modesyscon-reboot-modez��RB��RB��RB� �RB�syscon@ff740000rockchip,rk3288-sgrfsyscon��tclock-controller@ff760000rockchip,rk3288-cru��v�5��HA��j��k$�#g��ׄ�e��рxh���рxh�Vsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd��wV5edp-phyrockchip,rk3288-dp-phy5h�24m� �disabledVhio-domains"rockchip,rk3288-io-voltage-domain�okay���T  usbphyrockchip,rk3288-usb-phy�okayusb-phy@320�� 5]�phyclk��� _phy-resetV;usb-phy@334��45^�phyclk��� _phy-resetV9usb-phy@348��H5_�phyclk��� _phy-resetV:watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt���5p �O �disabledsound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif���(5T� �mclkhclk�U�tx �6�default�V�5 �disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s���( �55R��i2s_clki2s_hclk�UU�txrx�default�W9T �disabledcrypto@ff8a0000rockchip,rk3288-crypto���@ �0 5��}��aclkhclksclkapb_pclk�� _crypto-rst�okayiommu@ff900800rockchip,iommu���@ ��iep_mmu5�� �aclkifacen �disablediommu@ff914000rockchip,iommu ���@��P ��isp_mmu5�� �aclkifacen{ �disabledrga@ff920000rockchip,rk3288-rga���� �5��j�aclkhclksclk�X �ilm _coreaxiahbvop@ff930000rockchip,rk3288-vop ������ �5����aclk_vopdclk_vophclk_vop�X �def _axiahbdclk�Y�okayportV endpoint@0��ZVmendpoint@1��[Viendpoint@2��\Vcendpoint@3��]Vfiommu@ff930300rockchip,iommu��� � �vopb_mmu5�� �aclkiface�X n�okayVYvop@ff940000rockchip,rk3288-vop ������ �5����aclk_vopdclk_vophclk_vop�X ���� _axiahbdclk�^�okayportV endpoint@0��_Vnendpoint@1��`Vjendpoint@2��aVdendpoint@3��bVgiommu@ff940300rockchip,iommu��� � �vopl_mmu5�� �aclkiface�X n�okayV^mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi���@ �5~d �refpclk�X �5 �disabledportsportendpoint@0��cV\endpoint@1��dValvds@ff96c000rockchip,rk3288-lvds����@5g �pclk_lvds�lcdc�e�X �5 �disabledportsport@0�endpoint@0��fV]endpoint@1��gVbdp@ff970000rockchip,rk3288-dp���@ �b5ic�dppclklhqdp�X �o_dp�5 �disabledportsport@0�endpoint@0��iV[endpoint@1��jV`hdmi@ff980000rockchip,rk3288-dw-hdmi��� (�5 �g5hmn�iahbisfrcec�X �okay�k�default�lportsportendpoint@0��mVZendpoint@1��nV_video-codec@ff9a0000rockchip,rk3288-vpu����   �vepuvdpu5�� �aclkhclk�o�X iommu@ff9a0800rockchip,iommu��� � �vpu_mmu5�� �aclkifacen�X Voiommu@ff9c0440rockchip,iommu ���@@���@ �o �hevc_mmu5�� �aclkifacen �disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760���$� �jobmmugpu5�p�X  �disabledV2gpu-opp-tableoperating-points-v2Vpopp-100000000i��p~�opp-200000000i ��p~�opp-300000000i�pB@opp-400000000iׄp��opp-600000000i#�Fp�qos@ffaa0000syscon��� VRqos@ffaa0080syscon���� VSqos@ffad0000syscon��� VGqos@ffad0100syscon��� VHqos@ffad0180syscon���� VIqos@ffad0400syscon��� VJqos@ffad0480syscon���� VKqos@ffad0500syscon��� VFqos@ffad0800syscon��� VLqos@ffad0880syscon���� VMqos@ffad0900syscon��� VNqos@ffae0000syscon��� VQqos@ffaf0000syscon��� VOqos@ffaf0080syscon���� VPefuse@ffb40000rockchip,rk3288-efuse��� 5q �pclk_efusecpu-id@7�cpu_leakage@17�interrupt-controller@ffc01000 arm,gic-400��@����� ��@ ��`  � Vpinctrlrockchip,rk3288-pinctrl�5�~gpio0@ff750000rockchip,gpio-bank��u �Q5@����V=gpio1@ff780000rockchip,gpio-bank��x �R5A����gpio2@ff790000rockchip,gpio-bank��y �S5B����gpio3@ff7a0000rockchip,gpio-bank��z �T5C����gpio4@ff7b0000rockchip,gpio-bank��{ �U5D����V8gpio5@ff7c0000rockchip,gpio-bank��| �V5E����gpio6@ff7d0000rockchip,gpio-bank��} �W5F����gpio7@ff7e0000rockchip,gpio-bank��~ �X5G����gpio8@ff7f0000rockchip,gpio-bank�� �Y5H����hdmihdmi-cec-c0 qVlhdmi-cec-c7 qhdmi-ddc  qqhdmi-ddc-unwedge  rqpcfg-output-lowVrpcfg-pull-up"Vspcfg-pull-down/Vtpcfg-pull-none>Vqpcfg-pull-none-12ma>K Vwsuspendglobal-pwroff qV?ddrio-pwroff qddr0-retention sddr1-retention sedpedp-hpd  ti2c0i2c0-xfer  qqV<i2c1i2c1-xfer  qqV$i2c2i2c2-xfer   q qVAi2c3i2c3-xfer  qqV%i2c4i2c4-xfer  qqV&i2c5i2c5-xfer  qqV'i2s0i2s0-bus` qqqqqqVWlcdclcdc-ctl@ qqqqVesdmmcsdmmc-clk uV sdmmc-cmd vVsdmmc-cd sVsdmmc-bus1 ssdmmc-bus4@ vvvvVsdio0sdio0-bus1 ssdio0-bus4@ sssssdio0-cmd ssdio0-clk qsdio0-cd ssdio0-wp ssdio0-pwr ssdio0-bkpwr ssdio0-int ssdio1sdio1-bus1 ssdio1-bus4@ sssssdio1-cd ssdio1-wp ssdio1-bkpwr ssdio1-int ssdio1-cmd ssdio1-clk qsdio1-pwr  semmcemmc-clk qVemmc-cmd sVemmc-pwr  sVemmc-bus1 semmc-bus4@ ssssemmc-bus8� ssssssssVspi0spi0-clk  sVspi0-cs0  sVspi0-tx sVspi0-rx sVspi0-cs1 sspi1spi1-clk  sVspi1-cs0  sVspi1-rx sVspi1-tx sVspi2spi2-cs1 sspi2-clk sV spi2-cs0 sV#spi2-rx sV"spi2-tx  sV!uart0uart0-xfer  sqV(uart0-cts sV)uart0-rts quart1uart1-xfer  s qV*uart1-cts  suart1-rts  quart2uart2-xfer  sqV+uart3uart3-xfer  sqV,uart3-cts  suart3-rts  quart4uart4-xfer  sqV-uart4-cts  suart4-rts  qtsadcotp-pin qV3otp-out qV4pwm0pwm0-pin qVBpwm1pwm1-pin qVCpwm2pwm2-pin qVDpwm3pwm3-pin qVEgmacrgmii-pins� qqqqwwwwqqq wwqqV7rmii-pins� qqqqqqqqqqspdifspdif-tx  qVVpcfg-pull-none-drv-8maKVupcfg-pull-up-drv-8ma"KVvpmicpmic-int sV>vbus_hostusb1-en-oc sVyvbus_typecusb0-en-oc sVzexternal-gmac-clock fixed-clock�sY@ �clkin_gmac�V6vcc12v-dcin-regulatorregulator-fixed �vcc12v_dcin������Vxvcc5v0-sys-regulatorregulator-fixed �vcc5v0_sys���LK@�LK@ZxV@vbus-hostregulator-fixed�default�y �vbus_host�Z@e g=vbus-typecregulator-fixed�default�z �vbus_typec�Z@e g= vccio-flash-regulatorregulator-fixed �vccio_flash�w@�w@ZV #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientphandleopp-sharedopp-hzopp-microvoltranges#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendportsmax-frequencyfifo-depthreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvqmmc-supplypinctrl-namespinctrl-0non-removablevmmc-supply#io-channel-cellsdmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-tempinterrupt-namesassigned-clock-parentsclock_in_outphy-modesnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayassigned-clocksphy-supplysnps,reset-gpiophysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-off-in-suspendregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplyflash0-supplygpio1830-supplygpio30-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthvin-supplyenable-active-high